PHD in Electronic & Comp Engg - Advanced Clock Multiplier and SAR ADC Design Techniques for High-Resolution Signal Chain Systems

3:00pm - 6:00pm
Room 5510 (Lifts 25-26), 5/F Academic Building, HKUST
活動形式
候選人
HUANG, Qifeng
語言
英文
新增活動
請各校內團體將活動發布至大學活動日曆。