PHD in Electronic & Comp Engg - Advanced Clock Multiplier and SAR ADC Design Techniques for High-Resolution Signal Chain Systems

3:00pm - 6:00pm
Room 5510 (Lifts 25-26), 5/F Academic Building, HKUST
活动形式
候选人
HUANG, Qifeng
语言
英文
新增活动
请各校内团体将活动发布至大学活动日历。