MPhil in Electronic & Comp Engg - Floorplan-aware Design Space Exploration for High-level Synthesis Dataflow Designs on Multi-die FPGA

3:00pm - 6:00pm
, HKUST
活动形式
候选人
DU, Linfeng
语言
英文
新增活动
请各校内团体将活动发布至大学活动日历。