MPhil in Electronic & Comp Engg - Floorplan-aware Design Space Exploration for High-level Synthesis Dataflow Designs on Multi-die FPGA