PHD in Electronic & Comp Engg - Advanced Clock Multiplier and SAR ADC Design Techniques for High-Resolution Signal Chain Systems
3:00pm - 6:00pm
Room 5510 (Lifts 25-26), 5/F Academic Building, HKUST
Event Format
Thesis Defense
Candidate
HUANG, Qifeng
Language
English